

Self-Throttling Error-Correction Buffer and Method for a Disc DriveAbstract of the Disclosure

A method and apparatus for an error-correction buffer having self-throttling data burst control in a disc drive. One aspect of the present invention provides an arbitration-throttling control circuit for use in a disc drive to self-throttle the data transfer of an error-correction buffer. The arbitration-throttling control circuit includes a control circuit having an error-correction buffer interface and a disc-drive main buffer memory interface for controlling data transfer from the error-correction buffer to a disc-drive main buffer in a plurality of data bursts. The control circuit arbitrates for access to transfer data into the disc-drive main buffer such that a series of data bursts from the error-correction buffer to the disc-drive main buffer are spread substantially evenly over a period of time.

"Express Mail" mailing label no. EL 584 208 933 USDate of Deposit: April 20, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231.

Dawn M. Kope

(Name)

Dawn M. Kope 4/20/00

(Signature)

(Date)